(Hong Kong)
Product Summary
The PEB24902HV2.1 Quad IEC AFE (Quadruple ISDN Echocancellation Circuit Analogue Front End) is part of a 2B1Q or 4B3T ISDN U-transceiver chip set. Up to four lines can be accessed simultaneously by the Quad IEC AFE. The PEB24902HV2.1 is optimized to work in conjunction with the PEB 24901 Quad IEC DFE-T and the PEB 24911 Quad IEC DFE-Q. An integrated PLL synchronizes the 15.36 MHz Master clock onto the 8 kHz or 2048 kHz PTT Clock. This specification describes the functionality for 2B1Q and 4B3T interfaces.
Parametrics
PEB24902HV2.1 absolute maximum ratings: (1)positive Supply Voltage: 7.0 V; (2)Voltage applied at any input: -0.3 to VDD + 0.3 V; (3)Voltage applied at at the line port outputs: -0.3 to VDD + 0.3 V; (4)Voltage between GNDx to any other GNDx: 0.3 V; (5)Voltage between VDDx to any other VDDx: 0.3 V; (6)Maximum surge Voltage applied at the line port inputs: ESD hardness according to MIL-Standard 883d Method 3015.7.
Features
PEB24902HV2.1 features: (1)Digital to Analogue conversion (transmit pulse); (2)Output buffering; (3)Analogue to digital conversion; (4)Detection of signal on the line; (5)Master clock generation by PLL; (6)P-MQFP-64 Package; (7)Compliant to ANSI T1.601 (1992), ETSI ETR 080 (1995); (8)JTAG boundary scan path compliant to IEEE 1149.1.
Diagrams
 |
 PEB2 |
Panduit |
Wire Ducting Panel Extender Bracket 2 RU |
Data Sheet |
Negotiable |
|
||||||
 |
PEB2023 |
Other |
|
Data Sheet |
Negotiable |
|
||||||
|
PEB2025 |
Other |
|
Data Sheet |
Negotiable |
|
||||||
|
PEB20256EV2.1-G |
Infineon Technologies |
Audio CODECs T/E |
Data Sheet |
Negotiable |
|
||||||
|
PEB20256EV2.2-G |
Infineon Technologies |
Audio CODECs T/E |
Data Sheet |
Negotiable |
|
||||||
 |
PEB20256E-V21 |
|
IC CONTROLLER INTERFACE 388-BGA |
Data Sheet |
|
|
||||||
